summaryrefslogtreecommitdiff
path: root/module/system/vm/disassembler.scm
AgeCommit message (Expand)AuthorFilesLines
2015-12-03Add support for comparing u64 values with SCM valuesAndy Wingo1-1/+5
2015-12-01Untag values and indexes for all bytevector instructionsAndy Wingo1-1/+1
2015-12-01New instructions load-f64, load-u64Andy Wingo1-1/+1
2015-12-01Add instructions to branch on u64 comparisonsAndy Wingo1-1/+3
2015-11-12Don't compile equal? to br-if-equalAndy Wingo1-2/+2
2015-10-28Remove use of return in disassembler.scmAndy Wingo1-1/+1
2015-10-28Always emit return-valuesAndy Wingo1-0/+4
2015-10-22Update VM documentation for new stack layoutAndy Wingo1-1/+7
2015-10-21Add stack size computation to disassemblerAndy Wingo1-8/+70
2015-10-21Prepare for SP-addressed localsAndy Wingo1-40/+28
2015-01-22Keywords have a tc7Andy Wingo1-1/+2
2014-07-03Compiler emits br-if-logtestAndy Wingo1-1/+1
2014-07-03Add br-if-logtest opcodeAndy Wingo1-1/+2
2014-04-20VM opcodes only have <24-bit slot operands in the first wordAndy Wingo1-16/+0
2014-04-16Add parsing interfaces to the disassemblerAndy Wingo1-1/+116
2014-04-13Improve disassembly for optimized closuresAndy Wingo1-4/+19
2013-12-02Rename "RTL" to "bytecode"Andy Wingo1-2/+2
2013-11-30Unknown files print as (unknown file) in disassemblerAndy Wingo1-1/+1
2013-11-30,x disassembles nested programs tooAndy Wingo1-21/+38
2013-11-19Rename objcodes?.{scm,c,h} to loader.{scm,c,h}Andy Wingo1-1/+1
2013-11-19(system vm instruction) rtl-instruction-list -> (language rtl) instruction-listAndy Wingo1-1/+1
2013-11-19rtl-program-code -> program-codeAndy Wingo1-3/+3
2013-11-19rtl-program? -> program?Andy Wingo1-1/+1
2013-11-08Add fold-program-code to (system vm disassembler)Andy Wingo1-0/+66
2013-11-03RTL compiler supports static bitvectorsAndy Wingo1-0/+1
2013-10-31Better compiler support for bytevector opsAndy Wingo1-0/+1
2013-10-31static-patch! replaces link-procedure!Andy Wingo1-7/+0
2013-10-27VM has "builtins": primitives addressable by emitted RTL codeAndy Wingo1-1/+3
2013-10-26RTL compiler: Compile TC7 branches.Andy Wingo1-1/+11
2013-10-14RTL: Compile promptsAndy Wingo1-1/+1
2013-10-04Disassembling RTL prints source information.Andy Wingo1-2/+20
2013-08-29,xx for RTL imagesAndy Wingo1-1/+7
2013-08-29add ability to disassemble ELF imagesAndy Wingo1-1/+24
2013-08-24RA == MVRA in disassemblerAndy Wingo1-6/+1
2013-08-11Various RTL VM and calling convention tweaksAndy Wingo1-5/+12
2013-07-21RTL instructions have no rest argsAndy Wingo1-19/+1
2013-07-21RTL: Local 0 is the procedureAndy Wingo1-4/+6
2013-07-21rtl: propagate OP_DST to schemeAndy Wingo1-1/+1
2013-06-09Add RTL disassemblerAndy Wingo1-0/+350