summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--lightening/riscv-cpu.c5
1 files changed, 5 insertions, 0 deletions
diff --git a/lightening/riscv-cpu.c b/lightening/riscv-cpu.c
index 38fa58a0b..101f7395b 100644
--- a/lightening/riscv-cpu.c
+++ b/lightening/riscv-cpu.c
@@ -17,6 +17,11 @@
* Paulo Cesar Pereira de Andrade
* Ekaitz Zarraga <ekaitz@elenq.tech>
*/
+
+#if __BYTE_ORDER != __LITTLE_ENDIAN
+#error RISC-V requires little-endian host
+#endif
+
#define stack_framesize (200 + 64)
#define simm6_p(im) ((im) <= 31 && (im) >= -32)
#define simm12_p(im) ((im) <= 2047 && (im) >= -2048)